Abstract. This Paper stars from the basic working principle of PLL, obtains the mathematical model of PLL based on the traditional PLL structure, and analyzes the phase-locked loop tracking performance, acquisition performance, stability and noise performance, and other performances of PLL. This paper describes the overall PLL circuit and the phase frequency detector, loop filter, VCO, frequency divider and other circuit modules. In the analysis and design, we use MATLAB to do the simulation of the circuit. The PLL circuit has reached the design requirements.
Introduction
Phase-locked loop (PLL) is a closed-loop automatic control system which can track the phase of the input signal. It has been very widely used in all areas of radio technology. Initially, DeBellescize proposed the synchronous detection theory, and first published on the description of phase-locked loop in 1932, but it did not attract widespread attention. It is not until 1947 that the PLL was first be used in television receivers horizontal and vertical scanning synchronization. Since then, the PLL started to be applied.
The basic theory of PLL

The operational principle of PLL
As a system, PLL includes three basic modules: a phase detector, a low-pass filter which is the loop filter, and a voltage controlled oscillator. In this section, we firstly analyze the phase detector, loop filter and voltage-controlled oscillator.
Phase Detector PLL phase detector (PD) is usually formed by an analog multiplier, and the PD circuit composed by analog multiplier is shown in Fig 2. 1: 
ω is the instantaneous oscillation angular frequency of the input signal, 1 ( ) t θ and 2 ( ) t θ is respectively the instantaneous phase of the input signal and the output signal, according to the relationship of the phasor we can get the relationship between instantaneous frequency and the instantaneous phase:
6) Differentiating on both sides, we can obtain the equation of the frequency difference
Equation 2.7 above equals to zero, and the mathematical model is: 
The working condition of PLL
PLL has four operating states: locked state, out of lock state, capturing process and tracking process.
1. Locked state: the whole loop has reached the steady state of input signal phase. It refers to the phase of the output signal equals to the input signal phase, or there is a fixed phase difference between these two phases, but these two signals have the same frequency. In the locked state, the voltage control signal of VCO is close to flat.
2. Out of lock state: the difference of the frequency of the PLL feedback signal and the frequency of the loop input signal can't have the steady state of zero. When the design of the loop structural has problems, or when the input signal is beyond the application scope of the PLL, it will enter the out of lock state.
3. Capturing process: it is the process that the PLL enterS the locked state from the out of lock state. This status indicates that the loop has begun to enter the work, but has not yet reached steady state locked.
4. Tracking process: it is the process that the loop maintain the locked state through automatic adjustment, when the PLL has entered the locked state and the frequency or phase of the input signal changes for other reasons.
The simulation of second-order PLL loop
All the simulations use the second-order PLL loop. This is because most of the PLL we used in practical application are second order, or designed to approximate the second-order loop by ignoring the higher-order effects. In view of the practical application sense of the second-order PLL, in this simulation we use second-order PLL. In Fig 3. 1 the blue line represents the input phase, the green line represents the VCO phase, it is shown in Fig3.1. The phase change of the input signal is linear with time, The slope of VCO phase equals to the slope of the input signal phase after experiencing a period of the curve, and the output phase achieves stability follows the input phase. We can see that after the PLL starting to work, in the first period of time, Input Signal After going through the phase detector and the loop filter, the input signal will be fed back the output phase to the VCO, which will let the VCO frequency gradually achieve synchronization with the input frequency, maintain a constant, and achieve lock finally. Where the PLL experiences the state of out of lock, tracking, capturing, and locked, and then finally reaches a steady state. Fig 4.4 shows the process that the PLL goes through from out of lock, tracking, capturing, and locked after the PLL has worked. The process that the frequency changes from swinging to straight line state is called locking process. In the capturing process we can find that, with the increase in the number of capturing, the capturing process becomes slower, this shows that the frequency of PLL is working at the dynamic boundaries of stable operation at this time, and is working properly
Summary
This paper has finished the simulation of second-order PLL, and analyzed its simulation results. The experimental results showed that: the second-order phase-locked loop simulated using MATLAB achieves as originally envisaged, the state of out of lock, tracking, capturing, locked are all reflected, and the Simulation reaches the initial requirements.
